
WiP: FPGA implementation of Synchronous Serial Interface for Hardware in Loop Simulation


Shriram Subramanian, Raghavendra Barkur, Joshua P, Shanthibhushan B

ABB Global Industries and Services Private Limited, India


WiP: FPGA implementation of Synchronous Serial Interface for Hardware in Loop Simulation

Objective: SSI protocol implementation in FPGA layer of a Real time Simulator

Need: Limitation of DO, Encoder hardware elimination



Basic Synchronous Serial Interface Communication



WiP: FPGA implementation of Synchronous Serial Interface for Hardware in Loop Simulation

Implementation:

$$\text{timeout counter} = \frac{\text{INT board clock period} - (\text{Max resolution} * \text{pulse period})}{\text{FPGA clock period}}$$

Clock Rising Edge	Clock Falling Edge	Counter value	Transmitted Data
0/1	0	0	Load Parallel Data
0	1	Set to 2000	Send the last transmitted bit
1	0	0 < Counter Value < 2000	Send the next bit
0	0	0 < Counter Value < 2000	Send the last transmitted bit

Redundancy: Two separate Clock pulse is received and two separate serial data are sent out

WiP: FPGA implementation of Synchronous Serial Interface for Hardware in Loop Simulation

Results:

