Allowing Shared Libraries while Supporting Hardware Isolation in Multicore Real-Time Systems

Namhoon Kim, Micaiah Chisholm, Nathan Otterness, James H. Anderson, and F. Donelson Smith

April 19, 2017



THE UNIVERSITY of NORTH CAROLINA at CHAPEL HILL

Motivation

- When certifying the real-time correctness of a *m*core system, the capacity of the additional *m*-1 cores can easily be negated.
- We call this the "one-out-of-m" problem.





Image source: http://www.northropgrumman.com/Photos/pgM_UC-10028_026.jpg

Namhoon Kim

Motivation

- The root of the problem is that shared hardware (caches, buses, and memory banks) resources are not predictably managed.
- See the FAA (Federal Aviation Administration) position paper "CAST 32A" for an extensive discussion of multicore-related certification difficulties.

Background

- Two orthogonal approach have been investigated previously.
 - Mixed-criticality (MC) analysis techniques.
 - Hardware-management techniques.
 - Cache partitioning, DRAM bank partitioning.
- Tasks are not allowed to share anything across partitions.

Problems

- How do we achieve hardware isolation for a task that shares libraries?
 - Static linking can solve this problem.



The 23rd IEEE Real-Time and Embedded Technology and Applications Symposium

Memory Capacity

- Fully replicating libraries can degrade schedulablity when memory is considered as a constrained resource.
- Dynamic linking can save memory space, but breaks task isolation across DRAM partitions.



Challenge

- Static linking can degrade schedulability and dynamic linking breaks isolation.
- Can we improve schedulability by using shared libraries?
- How can we allow shared libraries while ensuring hardware isolation?

MC² (Mixed-Criticality on Multicore)

- The "one-out-of-m" problem can be effectively addressed by combining mixed-criticality provisioning and hardware management in MC² (<u>Mixed-Criticality on Multicore</u>) [RTAS16].
- We managed the last-level cache (LLC) and DRAM banks.

MC² (Mixed-Criticality on Multicore)



Namhoon Kim

The 23rd IEEE Real-Time and Embedded Technology and Applications Symposium



Scheduling Basics:

- Three criticality levels: A (highest) through C (lowest).
- Levels are statically prioritized: A over B over C.
- Level-A and -B tasks are hard real-time and partitioned.
- Level-C tasks are soft real-time and globally scheduled by EDF.





Namhoon Kim

The 23rd IEEE Real-Time and Embedded Technology and Applications Symposium



Allowing Shared Libraries

• We introduce per-partition library replicas.



Allowing Shared Libraries

• We introduce per-partition library replicas.





DRAM bank Partition 1

DRAM bank Partition 2

Allowing Shared Libraries



Selective Sharing

- Our major objective is to reduce the system's memory footprint while preserving all isolation properties of MC².
- Selective-sharing approach enables us to take advantage of dynamic linking's memory savings.

Selective Sharing

• If libraries are shared by few tasks, static linking may result in better schedulability.



Static linking requires less memory space.

LLC and DRAM Allocation

 The size of LLC partition is determined by an optimization framework based on linear programming [RTSS15].



The 23rd IEEE Real-Time and Embedded Technology and Applications Symposium

Non-interleaved vs. Interleaved Memory

• With non-interleaved memory, each bank contains 16 colors.



Non-interleaved vs. Interleaved Memory

• With interleaved memory, each bank contains only two colors.



Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
OS & Levels A & B CPU 0	OS & Levels A & B CPU 1	OS & Levels A & B CPU 2	OS & Levels A & B CPU 3	OS & Level C	OS & Level C	OS & Level C	OS & Level C

Evaluation

- We conducted a large-scale overhead-aware schedulability study.
- We used:
 - Millions of randomly generated task systems.
 - Optimized LLC allocations and linking types based on linear programming.



 Measured overheads on NXP iMX6 quad-core ARM platform with LITMUS^{RT}.



Namhoon Kim

Schedulability





NI-STC: Non-Interleaved, static linking [2] NI-SSH: Non-Interleaved, selective sharing [3] NI-IDL: Non-Interleaved, no DRAM constraints [4] I-STC: Interleaved, static linking [5] I-SSH: Interleaved, selective sharing [6] I-IDL: Interleaved, no DRAM constraints [7]



Schedulability

Schedulability

1.0

NI-STC: Non-Interleaved, static linking [2] NI-SSH: Non-Interleaved, selective sharing [3] NI-IDL: Non-Interleaved, no DRAM constraints [4] I-STC: Interleaved, static linking [5] I-SSH: Interleaved, selective sharing [6] I-IDL: Interleaved, no DRAM constraints [7]

--- U-EDF [1] +--+ NI-STC [2] → NI-SSH [3] □ - NI-IDL [4] - - I-STC [5] □ - I-SSH [6] × × I-IDL [7]

- From the full set of collected schedulability data,
 - Static linking with interleaved memory was better than static linking with non-interleaved memory in 61% of cases.
 - Selective sharing with non-interleaved memory was better than selective sharing with interleaved memory in 54% of cases.
- Schedulability loss under static linking was non-negligible in 27% with interleaved memory and 61% with non-interleaved memory.
- Selective sharing regained on average 43% (resp., 36%) of schedulability lost under interleaved memory (resp., non-interleaved memory).

Original System Utilization

Conclusion

- We examined the issue of sharing, which directly breaks isolation for any hardware management approach.
- We considered the impact of memory limits on MC².
- We proposed per-partition library replicas for allowing shared library while supporting hardware isolation.
- We evaluated our approach with a large-scale overhead-aware scheduability study.

Thank You!



Namhoon Kim

LLC and DRAM Allocation

• Non-interleaved memory.

Physical address

	Physical page number	r	Page offset
DRAM bank bits [30:28]		Cache color bits [15:12]	
•→ I	1	∢ →	

Interleaved memory

